Veryl

Veryl is a hardware description language designed as a modern alternative to SystemVerilog. Funds are received through GitHub Sponsors and Open Collective, and are held transparently by Open Source Collective, our fiscal host.