A hardware description language that compiles to SystemVerilog, with an optimized syntax, interoperability with SystemVerilog, and a productive toolchain including a compiler, formatter, linter, la...
The funding manifest has not provided proof via wellKnown that this link is associated with it. Learn more.
wellKnown