A hardware description language that compiles to SystemVerilog, with an optimized syntax, interoperability with SystemVerilog, and a productive toolchain including a compiler, formatter, linter, language server, package manager, and simulator.
Fund this project
Mon, 28 Sep 2026 12:00:05 UTC
There was a problem with this listing's funding.json manifest.
If it is not fixed, the listing will be removed from the portal.
Crawl error
error: https://github.com/veryl-lang/veryl/blob/master/.well-known/funding-manifest-urls?raw=true returned 429
Veryl
veryl-lang.org/
github.com/veryl-lang/veryl