Veryl

A hardware description language that compiles to SystemVerilog, with an optimized syntax, interoperability with SystemVerilog, and a productive toolchain including a compiler, formatter, linter, language server, package manager, and simulator.